3 . 8 Gs / s ADC with on - chip PLL for software radio
نویسنده
چکیده
Abstract This project deals with design of analog to digital converters for software radio applications. Among various ADC architectures, continuous time bandpass (CTBP) sigma-delta ADC was found to be the best architecture for software radio applications. A new CTBP sigma-delta architecture with NRZ DAC is proposed for improved jitter performance. A complete on-chip solution with integrated PLL and ADC was designed in IBM 0.25 μm SiGe BiCMOS technology. Architecture and circuit optimization techniques are presented for low power operation.
منابع مشابه
Relationship between Gleason score and apparent diffusion coefficients of diffusion-weighted magnetic resonance imaging in prostate cancer patients.
INTRODUCTION We assessed the correlation between the apparent diffusion coefficient (ADC) and pathological Gleason score (GS) of prostate cancer patients. METHODS A total of 125 patients who underwent multiparametric magnetic resonance imaging before radical prostatectomy for prostate cancer were included in this study. ADC values were compared with different GS. We used receiver operating ch...
متن کاملReconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13μm RFCMOS
A reconfigurable and simultaneous dual band Galileo/GPS front-end receiver has been realized on 0.13-μm RFCMOS technology. The front-end uses only one fixed frequency PLL and VCO on a superheterodyne architecture to down-convert two RF (Radio Frequency) signals into two IF (intermediate frequency) signals in the range of 50MHz to 150Mhz. L1 and E1 signals are directly converted on one channel w...
متن کاملA SoC based low power 8-bit flash ADC in 45 nm CMOS technology
In modern VLSI design the transistor sizing and scaling has an considerable impact. There are very essential two constrains, which needs serious attention to the VLSI chip designer are high speed and low power consumption. Therefore in this paper an 8-bit 3 Gs/sec flash analog-to-digital converter (ADC) in 45nm CMOS technology is presented for low power and high speed system-on-chip (SoC) appli...
متن کاملPerformance Analysis of a Time-interleaved Sampling Architecture for a Software Defined Ultra Wideband Receiver
A Software Defined Radio for Ultra Wideband (UWB) communication systems places several stringent requirements on the Analog to Digital Converter (ADC). The ADC must have a sufficiently fast sampling frequency and SNR to accurately reconstruct the received UWB pulse. Such an ADC can be prohibitively expensive, as well as challenging to interface with a DSP or FPGA. An alternative approach is to ...
متن کاملCompact low-power 7-bit 2.6 GS/s 65 nm CMOS ADC for 60 GHz applications
A 7-bit, 2.6 GS/s time-interleaved analogue-to-digital converter (ADC) for 60 GHz applications is designed and fabricated in 65 nm CMOS. The proposed subranging ADC architecture with time-shifting track-and-hold and two-phase amplification and encoding significantly enhances the speed of individual ADCs and reduces the number of interleaved channels to only four. At 2.6 GS/s sampling rate with ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005